MOS capacitors were fabricated on 3C−SiC n−type substrate (001) 
Introduction
Understanding of the physical properties of MOS structures on 3C−SiC substrate is of great importance for device deve− lopment and optimization. The 3C−SiC is a promising mate− rial for high−temperature and high−power applications due to many advantages in comparison with silicon [1, 2] , e.g., high electric field, high saturation electron velocity, good thermal conductivity as well as the higher bandgap energy (from 2.36 eV for 3C−SiC to 3.23 eV for 4H−SiC polytype) [3] . Despite lower breakdown field than 4H−SiC polytype (resulting from lower bandgap) the inversion channel mobility observed in 3C−SiC devices is more than one order of magnitude higher compared to 4H−SiC [4] . It is a conse− quence of the near interface traps which are located in the bandgap close to the conduction band for 4H−SiC and limi− ting the transport of electrons in the channel [4] . For 3C−SiC, the interface states are located in the conduction band and they have no effect on the transport properties of the channel [5, 6] . The 3C−SiC devices are furthermore cha− racterized by lower specific junction capacitance [7] . They are also expected to be more cost effective due to the availa− bility of large substrate sizes since the 3C−SiC material is grown on state of the art sized silicon wafers [8] . All these advantages make 3C−SiC material suitable for medium power (600 V and 1200 V) and high frequency devices.
The paper is devoted to the characterization of the MOS capacitors fabricated on 3C−SiC n−type substrate with dif− ferent metal gates (Al, Ni, and Au). A detailed description of the different measurement techniques allowing determi− nation of the energy band diagrams of the investigated MOS structures will be given.
Experimental
MOS capacitors were fabricated on 3" n−type 3C−SiC (001) wafers with about 10−μm thick n−type epitaxial layer nitro− gen doped in the mid 10 15 cm -3 on top. A SiO 2 layer of the thickness t OX »55 nm was deposited by PECVD and the wa− fers were subjected to post−oxidation annealing in wet oxy− gen for three hours at 950°C which increased the SiO 2 thick− ness by Dt OX »5 nm. Circular Al, Ni, and Au metal contacts of 0.7 mm in diameter and with different thicknesses (t Al = 25, t Ni = 10 and t Au = 15 nm) were formed by ion beam sputtering and lift−off.
To determine the MOS structure properties, different measurement techniques have been used. Optical methods based on spectroscopic ellipsometry allowed determination of the optical indices: the refraction n and the extinction k coefficients, as well as thicknesses of particular layers of the structure: the metal gate t ME and the dielectric layer t OX . The dielectric thickness t OX can be also determined from the capacitance−voltage C = f(V G ) characteristic taking into account the maximum capacitance for the accumulation state of the structure C OX . This electrically measured charac− teristic provides additional useful information about the fol− lowing parameters of the structure: the doping concentra− tion of the substrate N D and the flat−band state in the semi− conductor voltage V FB . The photoelectric measurements constitute the most important part of these investigations. Using internal photoemission methods different structure parameters were determined, e.g., barrier heights on both sides of the dielectric layer: E BG (at metal−dielectric inter− face) and E BS (at semiconductor−dielectric interface) and the flat−band in the dielectric voltage V G0 from the illumi− nated I F = f(l) and I F = f(V G ) characteristics, respectively. Some other parameters (e.g. doping density N D , Fermi potential f F ) were calculated on the basis of the electrical measurement results and they were used in further charac− terization.
Measurement procedures
To determine the energy band diagrams of the different MOS structures, the use of many various measurement tech− niques is required. Applying electric, optic, and photoelec− tric methods, the evaluation of some electric parameters of the investigated structures is possible. Concise description of every method used in this work will be given.
Electrical measurements
The electrical characterization of a MOS capacitor, which is the basic test structure for MOS systems, provides impor− tant information about several parameters of this structure. Usually, the capacitance−voltage C = f(V G ) characteristic is measured from which the following parameters can be extracted: the dielectric thickness t OX , doping concentration in the substrate N D and flat−band in the semiconductor volt− age V FB . Examples of the experimental C = f(V G ) plots taken for structures with different metal gates (Al, Ni, and Au) are shown in Fig. 1 .
The dielectric thickness t OX was calculated using the maximum capacitance C OX value [9] 
where A is the gate area (cm 2 ), C OX is the capacitance for the accumulation state F, e OX and e 0 are the relative electrical permittivity of the dielectric and vacuum permittivity (F/cm), respectively. 
where q is the electron charge C. Examples of the experimental 1/C 2 = f(V G ) characteris− tics measured on structures with different metal gates (Al, Ni, and Au) are presented in Fig. 2 .
The N D value is further used in calculation of the Fermi potential f F expressed by [9] 
where k is the Boltzmann constant (J/K), T is the tempera− ture (K), n i is the intrinsic concentration in the substrate (cm -3 ) given by the following formula [3] n N N qE kT
where E G is the energy bandgap (eV), N C and N V are the effective density of states in the conduction and valence band, respectively. For 3C−SiC, N C = 1.353×10 19 and N V = 1.063×10 19 cm -3 [3] . Probably the most important parameter which can be extracted from C = f(V G ) plot is the flat−band in the semicon− ductor voltage V FB . This voltage influences the threshold voltage V T of a MOS transistor which decides, for example, about power consumption of the transistor. The V FB value can be obtained in many ways, but in this work the follow− ing calculation procedure was used [9] [10] [11] [12] . First, the flat−band capacitance C FB was calculated as follows [9] 
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where C sFB is the semiconductor surface capacitance (F) expressed by [9] C q N kT
Then, the V FB voltage is obtained from the measured C = f(V G ) by finding the V G value corresponding with the calcu− lated C FB capacitance.
Optical measurements
This part of a MOS structure characterization is very impor− tant in order to determine optical properties of the investi− gated structure. On the basis of the spectroscopic ellipso− metry measurements, indexes of the refraction n and the extinction coefficients k of the gate and dielectric layer were obtained. It is worthy of notice that our results fully con− firmed the values presented in Ref. 13 . The thicknesses of the particular layers (gate t ME and dielectric t OX ) of the MOS structure were also determined.
The n and k values were further used in calculations of optical characteristics of the structure. These, so−called RTA characteristics, plotted as a function of the wavelength of light used in photoelectric measurements, were calcu− lated using the methods described in Refs. 14 and 15. In the term RTA, R is the fraction of light power reflected from the structure, T and A are the fractions of light absorbed by the substrate and the gate, respectively. Examples of such chara− cteristics calculated for Al−SiO 2 −SiC(3C) and Ni−SiO 2 −SiC (3C) structures are shown in Fig. 3 .
The RTA data are necessary since the photoelectric Fowler method of the barrier height determination was used in this work [16, 17] . More details will be given in the next section.
Photoelectric measurements
Internal photoemission (IPE) spectroscopy, which is a power− ful technique for investigating electronic properties of the MOS structure, is widely used to characterize potential bar− rier heights at the dielectric interfaces [17] [18] [19] [20] . The IPE pro− cess is described as a sequence of the following steps: photogeneration of carriers in the emitter, transport of the excited carriers towards the emitter−collector interface, sur− mounting the interface barrier height between two solids (emitter and collector) and finally transport in the collector material to another electrode [17, 18] . To realize the above set of processes, the MOS structure is illuminated through the thin, semitransparent gate. The wavelength of the light l is varied over the range of values at which photoinjection of electrons from the gate (or the substrate) into conduction band of the dielectric takes place. The sign of the V G voltage applied to the structure decides that the electrons flow from the substrate for positive V G (the photocurrent I F flows in the opposite direction) or from the gate for negative V G (I F flows in the opposite direction). The photocurrent is mea− sured in the external circuit as shown by the setup in Fig. 4 . This setup allows accurate measurements of the photocur− rent−voltage I F = f(V G ) characteristics (for different l) and the spectral I F = f(l) characteristics (for different V G ). Both groups of these characteristics will be used in determination of the electric parameters of the MOS structure as will be described later.
During the photoelectric measurements, the investigated structures with different metal gates (Al, Ni, and Au) were dc−photocurrent was measured by using the Keithley 6517A electrometer. More measurement equipment details are described elsewhere [21] . The theory of the internal photoemission (IPE) at low electric fields was developed in our laboratory [22, 23] . This method, in particular, allows determination of the gate volt− age V G0 at which the voltage drop in the dielectric V OX is equal to zero (the flat band−state in the dielectric). The mea− surements consist in measuring the photocurrent−voltage I F = f(V G ) characteristics at different wavelengths l of the UV light beam illuminating the structure. In Fig. 5 , a family of these I F = f(V G ) characteristics measured on Ni−SiO 2 −SiC(3C) structures is presented.
As predicted by the theory, the I F = f(V G ) characteristic which is symmetrical with respect to the I F = 0 axis, inter− sects this axis at V G = V G0 voltage [22, 23] . This situation corresponds to the flat−band state in the dielectric (V OX = 0). This method is known as the most accurate method of the V G0 voltage determination (±5 mV), and allows accurate determination of other electric parameters of the MOS structure, e.g., effective contact potential difference f MS .
To determine barrier heights at metal−dielectric E BG and semiconductor−dielectric E BS interfaces, the photoelectric
Fowler method was applied [16, 17] . This method consists in measurements of the spectral I F = f(l) characteristics for dif− ferent gate biases V G . Examples of such I F = f(l) character− istics measured on Al−SiO 2 −SiC(3C) (for positive V G va− lues) and Ni−SiO 2 −SiC(3C) (for negative V G values) are demonstrated in Fig. 6 .
In order to obtain both E BG and E BS barrier height va− lues, the measured I F = f(V G ) characteristics were trans− formed into Y 1/p = f(hn) dependences. The quantum yield of the IPE process Y which is defined as the photocurrent I F normalized to the incident light intensity, Eq. (7), was calcu− lated taking into account the RTA data discussed in Sect. 3.2. The exponent p depends on the emitter and as− sumes values p = 2 (for electron emission from the metal gate) and p = 3 (for electron emission from the substrate) [17, 18, 24, 25 ]
where I F is the photocurrent (A), hn is the photon energy (eV), P is the light power (W) absorbed in the gate or in the substrate (for E BG or E BS determination, respectively). Fig. 7 , where measurement results of the E BS barrier height for Au−SiO 2 −SiC(3C) structure are shown.
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To calculate the potential drop in the dielectric V OX , the following procedure has to be applied. In general, the gate voltage V G is always given by the sum of three compo− nents [9] V V
where V OX is the potential drop in the dielectric (V), f MS is the effective contact potential difference (V), and f S is the semiconductor surface potential (V).
In the case of V OX = 0 (bands in the dielectric are flat, V G = V G0 ), the f MS value is calculated as follows [22, 23] f f
where f S0 is the semiconductor surface potential at
The f S0 value was determined in separate measurements which consisted in measuring the illuminated C * = f(V G ) characteristic for the same wavelength l and the power of light P for which V G0 value was obtained. Examples of such characteristics taken for MOS structures with different metal gates (Al, Ni, and Au) are shown in Fig. 8 .
For each of the V G0 values (for every investigated struc− ture), the corresponding capacitance C * (V G0 ) values from the measured C * = f(V G ) characteristics were determined and further used in calculation of the surface semiconductor capacitance 
where C * (V G0 ) is the capacitance value for the flat−band state in the dielectric (at V G = V G0 ) (F). Using the formula which relates the semiconductor sur− face potential f S0 with C S * (V G0 ) capacitance, the f S0 value can be found [26] . This formula is valid for n−type sub− strates and V G0 values located in the accumulation range 
where C sFB is the semiconductor surface capacitance given by Eq. The f MS value can also be determined on the basis of the photoelectric measurements of the E BG and E BS barrier heights if the value of f F potential is known, Eq. (3) [9] f f
Assuming, that the f MS value is precisely determined, Eq. (9), definition Eq. (12) can be used in estimation of the accuracy of the E BG and E BS barrier height measurements.
Finally, based on the previously calculated f S = f(V G ) characteristic, the f S values corresponding with V G values used in spectral I F = f(l) characteristic measurements were determined and using Eq. 
Measurement results
The measurement procedures described in the previous sec− tion allowed determination of several electric parameters of the MOS structure. All these parameters were utilized to construct complete band diagrams of the investigated MOS structures with different metal gates (Al, Ni, and Au). The general representations of the band diagrams are demon− strated for two different gate voltages: V G = V FB for the flat−band in the semiconductor and V G = V G0 for the flat− −band in the dielectric. In Fig. 9 , the universal band dia− grams for any MOS structure used in these investigations are presented. Measured values of the potentials indicated in Fig. 9 and other electric parameters are summarized in Table 1 .
In situation of V G = V G0 [ Fig. 9(a) ], the total charge in the semiconductor surface region Q S exactly balances the effec− tive charge at the semiconductor−dielectric interface Q eff
In the case of V G = V FB [ Fig. 9(b) ], the value of V OX may be expressed as
The Q eff charge (C/cm 2 ) and its density N eff (cm -2 ) are given by [9] Some other potentials shown in the band diagrams of Fig. 9 28 . It is attributed to the fact, that photo− electrons constituting the photocurrent are emitted not only from the 3C−SiC valence band, but also from a band of high density interface states at SiC(3C)−SiO 2 interface. This band is located in the lower part of the 3C−SiC bandgap and it is probably due to carbon clusters existing in the SiO 2 in the vicinity of the SiC(3C)−SiO 2 interface [29] . This conclusion has been supported by additional measurements of the inter− face trap density D it (not discussed in this work).
The reproducibility of the E BG and E BS barrier height measurement results was quite good, the standard deviation for many investigated structures was estimated to be s E (E BG ) = 0.02 eV and s E (E BS ) = 0.04 eV. Usually, the accuracy of the barrier height measurements is determined by comparing these values with the independently measured f MS value Eqs. (9) and (12) . Because of poor accuracy of the V G0 voltage measurements (estimated to be ±0.05 V) result− ing from limitations of the measurement setup for UV (l < 200 nm) light range such comparison has not been performed.
Conclusions
The investigated MOS structures were fabricated on 3C−SiC substrate and differed in metal gate materials (Al, Ni, and Au). Various measurement techniques have been used to determine the MOS structure parameters. The electric, optic, and photoelectric methods have allowed determina− tion of band diagrams of the structures. Such diagrams were constructed for two different gate voltages: V FB voltage which corresponds to the flat−band state in the semiconduc− tor and V G0 voltage which is a gate voltage for which bands in the dielectric are flat. In conclusion, the measurement methods applied in this work have shown good reproducibi− lity and rather good precision and they also appeared to be useful in characterization of MOS systems based on new materials such as SiC.
